GCSE Student Booster - Systems Architecture (Post-event materials)
In this online session you will have learned about GCSE Systems Architecture. The session was aimed at GCSE students in Year 9 to 11. The event discussed the components of the CPU, registers and buses. It also showed the fetch, decode, cycle used by the processor. It taught the key factors that affect the speed of the CPU.
By attending this event, you will have:
- identified the steps of the von Neumann Architecture
- explained how the fetch – decode – execute cycle is used in the CPU
- discussed the factors that can affect the performance of the CPU
- identified the difference between RAM and ROM
These materials are shared only with Isaac Computer Science Booster participants in accordance with the Isaac Computer Science Terms of Use policy here: https://isaaccomputerscience.org/terms?examBoard=all&stage=all
Show health and safety information
Please be aware that resources have been published on the website in the form that they were originally supplied. This means that procedures reflect general practice and standards applicable at the time resources were produced and cannot be assumed to be acceptable today. Website users are fully responsible for ensuring that any activity, including practical work, which they carry out is in accordance with current regulations related to health and safety and that an appropriate risk assessment has been carried out.
Downloads
-
Handout 2 - FDE Cycle solution.docx 239.14 KB
-
Handout 2 - FDE Cycle.docx 238.42 KB